H. Parvez, “Evaluating Coarse-Grained FPGAs having Hard Blocks Placed in Columns”, IJEMD-CSAI, vol. 1, no. 1, pp. 8–17, May 2022.