(1)
Parvez, H. Evaluating Coarse-Grained FPGAs Having Hard Blocks Placed in Columns. IJEMD-CSAI 2022, 1, 8-17.